## EXPERIMENT 7

## Decoders \& Applications

## OBJECTIVES:

- Examine the function of a decoder.
- Design and test a 2 -to- 4 decoder with active-low outputs using VHDL/HDL.
- Design and simulate a BCD decoder design with active-high outputs in HDL.


## MATERIALS:

- Xilinx Vivado software, student or professional edition V2018.2 or higher.
- IBM or compatible computer with Pentium III or higher, 128 M-byte RAM or more, and 8 G-byte Or larger hard drive.
- BASYS 3 Board.


## DISCUSSION:

So far, we have used Xilinx's schematic design to create combinational circuits. But the Xilinx ISE also contains Hardware Description Language (HDLs) as an alternative method for creating combinational circuits. Xilinx foundation supports three types of HDL: ABEL, VHDL and verilog. We will use VHDL in this experiment. VHDL is an industry standard HDL, and can be used to model a digital system at many levels of abstraction ranging from the algorithm level to the gate level. VHDL code files have a sub-field with the suffix vhd. In VHDL design, the Netlist is extracted from the .vhd file whereas, in a schematic design, the Netlist is extracted from the .sch file.
In the Xilinx schematic design tool, symbols for such things as a 2-to-4 decoder or a BCD decoder can be obtained directly from a symbol library. In this experiment we will use VHDL to build a decoder from basic logic operations. One of the purposes of this experiment is to demonstrate how to use an HDL tool to design combinational circuits. We will also see how to design decoders. We will start with a simple 2-to-4 decoder. We will show the steps for entering VHDL code for the decoder and then synthesizing the Netlist from the VHDL code. We also will show how to make pin selections using VHDL. The rest of the steps (such as implementation, simulation, and programming a target board) are exactly the same as in previous experiments. We will then design a BCD decoder using VHDL and run it in simulation.

## The 2-to-4 decoder

Decoders are used often in computer and communication circuits. A decoder activates one of its outputs depending on the binary number present on its input. If the number of data inputs is N , the maximum number of outputs for a decoder is 2 N since there are 2 N possible combinations of inputs. For a full decoder, there is an output for each combination of inputs. For example, a 2-to4 decoder has 2 data inputs and hence $22=4$ outputs. A partial-decoder does not use all possible input combinations, and so has fewer outputs. The truth table shown below describes the functionality of the 2-to-4 decoder with active low outputs.

The Truth Table for a 2-to-4 Decoder with Active-Low Outputs

| Input |  | Output |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{O}_{0}$ | $\mathbf{O 1}_{1}$ | $\mathbf{O}_{2}$ | $\mathbf{O 3}^{2}$ |  |
| 0 | 0 | 0 | 1 | 1 | 1 |  |
| 0 | 1 | 1 | 0 | 1 | 1 |  |
| 1 | 0 | 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 1 | 1 | 0 |  |

If we examine the truth table closely, we find that there is only one 0 in each output column. So there is no need to use Boolean algebra or a K-map; we can get the equations by just seeing what combination of inputs produces the 0 in each column. The equations and schematics are:

2-to-4 Decoder with Active Low Output


$$
\begin{aligned}
& \mathrm{O}_{0}^{\prime}=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \\
& \mathrm{O}_{1}^{\prime}=\mathrm{A}^{\prime} \mathrm{B} \\
& \mathrm{O}^{\prime}=\mathrm{AB} \\
& \mathrm{O}_{3}^{\prime}=\mathrm{AB}
\end{aligned}
$$

## The BCD decoder

Some decoders do not utilize all the 2 N possible input codes but only certain ones. An example is the decoder used in converting a BCD number to a decimal one. The following truth table describes the function of the BCD decoder. The inputs, outputs, and enable (EN) are all active high.

Truth Table for Binary-coded Decimal Decoder with Active-High Outputs

| Decoder Inputs |  |  |  |  |  | Decoder Outputs |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN | A | B | C | D |  | $\mathrm{O}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{4}$ | O5 | O6 | $\mathrm{O}_{7}$ | $\mathrm{O}_{8}$ | O9 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 3 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 4 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 6 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | inv | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | inv | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | inv | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | inv | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | inv | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | inv | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | X | X | X | X |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



As shown in the above truth table when the enable is active ( $\mathrm{EN}=1$ ) one of the ten outputs can be selected; but when $\mathrm{EN}=0$, no output will be activated regardless of the input (' X ' here means don't care). For the invalid BCD inputs 1010 through 1111 and designated inv), no output will be selected. The Boolean equations can be derived the same way as we did previously for the 2-to-4 decoder. There are ten Boolean equations for the ten outputs:

$$
\mathrm{O}_{0}=\mathrm{EN} \cdot(\overline{\mathrm{~A}} \overline{\mathrm{~B}} \overline{\mathrm{C}} \overline{\mathrm{D}}), \quad \mathrm{O}_{1}=\mathbf{E N} \bullet(\overline{\mathrm{A}} \overline{\mathrm{~B}} \overline{\mathrm{C}} \mathrm{D}), \ldots, \mathrm{O}_{9}=\mathrm{EN} \cdot(\mathrm{ABCD})
$$

The schematic diagram can be drawn easily once we have the Boolean equations. We can use four NOT gates and ten 5 -input AND gates to implement the ten equations. The schematic diagram is left for you to draw in the questions section.

## PROCEDURE:

## Section 1 Design a 2-to-4 decoder:

## 1. Open Xilinix Vivado.

2. In the Xilinx-Project Navigator window, Quick start, New Project and Name the project.
3. Select New Source... and the New window appears. In the New window, choose Schematic, type your file name (such as source_1) in the File Name editor box, click on OK, and then click on the Next button.
4. In the Xilinx - Project Navigator window, select the following

- Category: "General Purpose"
- Family: "Artix-7"
- Package: "cpg236"
- Speed: "-1"
- Choose "xc7a35tcpg236-1" that corresponds to the board we are using.

Then Choose Finish.

5. The Define Module Window that will appear, we will choose the input and output labels for the gates under investigation in this experiment and select OK.

| Entity name | decod2_4_vhd |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Architecture name | Behavioral |  |  |  |
| Port Name | Direction | Bus | MSB | LSB |
| A | in | $\checkmark \square$ |  |  |
| B | in | $\checkmark \square$ |  |  |
| 00 | out | $\checkmark \square$ |  |  |
| 01 | out | $\checkmark \square$ |  |  |
| 02 | out | $\checkmark \square$ |  |  |
| 03 | out | $\checkmark \square$ |  |  |
|  | in | $\checkmark \square$ |  |  |
|  | in | $\checkmark \square$ |  |  |
|  | in | $\checkmark \square$ |  |  |
|  | in | $\checkmark \square$ |  |  |

6. In the created file, type the gates equivalent VHDL code.
```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--1ibrary UNISIM;
--use UNISIM.VComponents.all;
entity decod2_4_vhd is
    Port (A : in STD_LOGIC;
            B : in STD_LOGIC;
            OO : out STDD_LOGIC:
            O1 : out STD_LOGIC;
            O2 : out STD_LOGIC:
            O3 : out STD_LOGIC);
end decod2_4_vhd;
architecture Behavioral of decod2_4_vhd is
begin
    o0<= not (not A and not B);
    01 <= not (not A and B);
    02<= not(A and not B);
    03<= not (A and B);
    |
end Behavioral;
```

7. Next, we need to add To add a constraint file with the".xdc" extension, Then, we need to get a template xdc file that is going to be edited according to the different experiments. Google "basys 3 xdc file" and choose the "xilinix" link that appears (https://www.xilinx.com/support/documentation/university/Vivado-Teaching/HDLDesign/2015x/Basys3/Supporting\ Material/Basys3_Master.xdc). Copy the whole file and paste it into the "lab_2.xdc" that you have just created in the last step. Then uncomment and edit the input Switches and the output LEDs as in the next step.
8. Uncomment (by deleting the \# sign) sw[0], sw[1], sw[3],.... led[0], led[1],... lines. Note that each of them has two successive lines (Uncomment both of them). Do the following replacements: $\mathrm{sw}[0] \rightarrow \mathrm{A} 0, \mathrm{sw}[1] \rightarrow \mathrm{A} 1, \ldots \ldots, \operatorname{led}[0] \rightarrow \mathrm{X}, \operatorname{led}[1] \rightarrow$ Y,...., then Save the file
9. From the tool tab choose the play button and then "Run Implementation". Select "Number of jobs" $=1$ and then press OK.
10. The implementation errors window will appear if any or the successfully completed window. From this window select "Generate Bitstream" and then OK. This will make the software generate ".bin" file to be used in programing the hardware BAYAS 3.
11. The next window will appear in which choose "Open Hardware Manger", connect the Hardware Kit to the USB port and then press OK.
12. A green tab will appear in the top of the Vivado window, from which choose "open target" to program the hardware.
13. From the window appears, select the ".bin" file from the Project you create by browsing for the generated ".bit file" under the ".runs" folder and program the board then press OK.
14. Fill in the following truth tables for all the gates by observing the inputs/outputs on the programmed board.

Truth Table

| A | B |  | O0 | O1 | O2 | O3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sw1 | Sw2 | LED1 | LED2 | LED3 | LED4 |  |
| 0 | 0 |  |  |  |  |  |
| 0 | 1 |  |  |  |  |  |
| 1 | 0 |  |  |  |  |  |
| 1 | 1 |  |  |  |  |  |

Checked by $\qquad$ Date $\qquad$

## Section 2 Design a BCD decoder:

1. Repeat section 1 from step 1 to 6 .
2. Define the inputs EN, A, B, C and D (LSB), and outputs O0 through O9 in the define VHDL source window. Your VHDL code template should look similar to below figure.
```
entity decobcd_vhd is
    Port (A : in STD_LOGIC;
                B : in STD LOGIC;
                C : in STD LOGIC;
                D : in STD LOGIC;
            EN : in STD LOGIC;
            OO : out STD_LOGIC;
            O1 : out STD_LOGIC;
            O2 : out STD_LOGIC:
            O3 : out STD_LOGIC;
            O4 : out STD_LOGIC;
            O5 : out STD_LOGIC;
            O6 : out STD LOGIC;
            07 : out STD LOGIC;
            OB : out STD LOGIC;
            O9 : out STD_LOGIC);
end decobcd_vhd;
architecture Behavioral of decobcd_vhd is
begin
    OO <= EN and (not A and not B and not C and not D);
    O1 <= EN and (not A and not B and not C and D);
    O2 <= EN and (not A and not B and C and not D);
    O3<= EN and (not A and not B and C and D);
    O4 <= EN and (not A and B and not C and not D);
    O5 <= EN and (not A and B and not C and D);
    O6 <= EN and (not A and B and C and not D);
    O7 <= EN and (not A and B and C and D);
    O8 <= EN and (A and not B and not C and not D);
    O9<= EN and (A and not B and not C and D) ;
```

end Behavioral;
3. Repeat section 1 from step 10 to 15 .
4. Fill in the following truth tables for all the gates by observing the inputs/outputs on the programmed board.

|  | Input |  |  |  |  | Output |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN | A | B |  | C | D | O0 | O1 | O2 | O3 | O4 | O5 | O6 | O7 | O8 | O9 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Checked by
Date $\qquad$

## Questions:

1.) For a 3-to-8 decoder with active high outputs and an active high enable line (EN):
a. List the truth table:
b. Write the Boolean equations:
c. Sketch the input and output timing waveforms for all input combinations.
2.) Name two applications of decoders.
3.) What is the enable line function in a decoder?

